
NXP Semiconductors
LPC1111/12/13/14
capability to both receive and send information (such as memory). Transmitters and/or
receivers can operate in either master or slave mode, depending on whether the chip has
to initiate a data transfer or is only addressed. The I 2 C is a multi-master bus and can be
controlled by more than one bus master connected to it.
7.10.1 Features
? The I 2 C-interface is a standard I 2 C compliant bus interface with open-drain pins. I 2 C0
also supports Fast mode plus with bit rates up to 1 Mbit/s.
?
?
?
?
?
Easy to configure as master, slave, or master/slave.
Programmable clocks allow versatile rate control.
Bidirectional data transfer between masters and slaves.
Multi-master bus (no central master).
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus.
? Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus.
? Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
? The I 2 C-bus can be used for test and diagnostic purposes.
? The I 2 C-bus controller supports multiple address recognition and a bus monitor mode.
7.11 10-bit ADC
The LPC1111/12/13/14 contains one ADC. It is a single 10-bit successive approximation
ADC with eight channels.
7.11.1 Features
?
?
?
?
?
?
?
?
10-bit successive approximation ADC.
Input multiplexing among 8 pins.
Power-down mode.
Measurement range 0 V to V DD(3V3) .
10-bit conversion time ≥ 2.44 μ s.
Burst conversion mode for single or multiple inputs.
Optional conversion on transition of input pin or Timer Match signal.
Individual result registers for each ADC channel to reduce interrupt overhead.
7.12 General purpose external event counters/timers
The LPC1111/12/13/14 includes two 32-bit counter/timers and two 16-bit counter/timers.
The counter/timer is designed to count cycles of the system derived clock. It can optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. Each counter/timer also includes one capture input to trap the timer value
when an input signal transitions, optionally generating an interrupt.
LPC1111_12_13_14_0
? NXP B.V. 2009. All rights reserved.
Objective data sheet
Rev. 00.11 — 13 November 2009
22 of 53